Introduction
In synchronous circuits, a peak-current flows at a specific period based on a clock signal. This peak-current causes electromagnetic waves which make several noises. It has been recognized that the noises become an issue as the circuit size increases. On the other hand, in asynchronous circuits, a peakcurrent is flattened because a timing signal operates based on the request-and-acknowledge handshaking protocol only when it is needed. In this paper, we design both a synchronous digital bandpass filter and an asynchronous one which is based on the MOUSETRAP pipeline circuit [1] . Their performances and characteristics are quantitatively evaluated and compared using the 130nm process technology.
Asynchronous digital bandpass filter
In asynchronous circuit designs, a number of design methods based on the delay models and several handshaking protocols between registers have been proposed. In this paper, the bounded delay model is assumed and the bundled-data transfer scheme is applied [2] . Then, the two-phase handshaking protocol which has no return-to-zero overhead is applied and the MOUSETRAP pipeline template is utilized [1] . Generally, the storage elements of synchronous circuits are implemented by D-FFs. On the contrary, those of asynchronous MOUSETRAP pipeline circuits are implemented by D-latches. One of stages of the MOUSETRAP pipeline circuits consists of transparent data latches, a handshaking control latch, and an XNOR gate which generates the gate input signal of these latches. In this paper, an FIR filter circuit is designed among several bandpass filter circuits.
Evaluation
Both synchronous filter circuits and asynchronous ones are designed in RTL Verilog-HDL. The designed source files are synthesized into netlists by the Synopsys Design Compiler using the 130nm process technology. These synthesized netlists are placed-and-routed by the Cadence EDI. Then, the placedand-routed results are converted into SPICE files by the Mentor Calibre. Finally, analog simulations using the converted SPICE files are performed by the Synopsys HSPICE.
The bit width is taken as 4, 8, 16, and 32. The number of stages is 4. Input data and filter coefficient data are the same in both the circuits. The input pattern is assumed as simple incremental values. The clock cycle in the synchronous circuits and the handshaking cycle in the asynchronous ones are specified as 16ns. Figure 1 shows the current wave examples where the bit width is 32. The horizontal axis and the vertical axis represent the simulation time and the current, respectively. It is clearly shown in Fig. 1 (a) that the current in the synchronous circuit periodically forms high peak-current. On the other hand, it is also clearly shown in Fig. 1 (b) that the current in the asynchronous circuit forms lower peak-current than the synchronous one thanks to the distributed timing based on the local request-and-acknowledge handshaking. Figure 2 shows the peak-current of all the designed circuits. The horizontal axis represents the bit width. In Fig. 2 , "* input 0" represents that the input values are all 0, i.e., the peakcurrent is derived by the timing signals. From Fig. 2 , it can be seen that the peak-current of asynchronous circuits is always lower than that of synchronous ones. The average reduction ratio is about 64%. It can be also seen that the whole peakcurrent increases as the bit width increases, while the peakcurrent due to the timing signals decreases in synchronous circuits. This is because the resistance of the clock signal lines increases as the bit width increases. 
Conclusion
We have designed both synchronous digital bandpass filters and asynchronous ones using the 130nm process technology and compared their peak-current using the HSPICE. As the result, the peak-current of asynchronous circuits is average 64% lower than that of synchronous ones.
